Commit 03b7500f authored by William Zhang's avatar William Zhang Committed by Florian Fainelli
Browse files

ARM: dts: Add DTS files for bcmbca SoC BCM63148 



Add DTS for ARMv7 based broadband SoC BCM63148. bcm63148.dtsi is the SoC
description DTS header and bcm963148.dts is a simple DTS file for
Broadcom BCM963148 Reference board that only enable the UART port.

Signed-off-by: default avatarWilliam Zhang <william.zhang@broadcom.com>
Signed-off-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
parent fa8f6698

arch/arm/boot/dts/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -183,6 +183,7 @@ dtb-$(CONFIG_ARCH_BRCMSTB) += \ 
	bcm7445-bcm97445svmb.dtb

dtb-$(CONFIG_ARCH_BCMBCA) += \

	bcm947622.dtb \

	bcm963148.dtb \

	bcm963178.dtb \

	bcm96756.dtb \

	bcm96846.dtb \

arch/arm/boot/dts/bcm63148.dtsi

0 → 100644
+103 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/*

 * Copyright 2022 Broadcom Ltd.

 */



#include <dt-bindings/interrupt-controller/arm-gic.h>

#include <dt-bindings/interrupt-controller/irq.h>



/ {

	compatible = "brcm,bcm63148", "brcm,bcmbca";

	#address-cells = <1>;

	#size-cells = <1>;



	interrupt-parent = <&gic>;



	cpus {

		#address-cells = <1>;

		#size-cells = <0>;



		B15_0: cpu@0 {

			device_type = "cpu";

			compatible = "brcm,brahma-b15";

			reg = <0x0>;

			next-level-cache = <&L2_0>;

			enable-method = "psci";

		};



		B15_1: cpu@1 {

			device_type = "cpu";

			compatible = "brcm,brahma-b15";

			reg = <0x1>;

			next-level-cache = <&L2_0>;

			enable-method = "psci";

		};



		L2_0: l2-cache0 {

			compatible = "cache";

		};

	};



	timer {

		compatible = "arm,armv7-timer";

		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,

			<GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,

			<GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,

			<GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;

	};



	pmu: pmu {

		compatible = "arm,cortex-a15-pmu";

		interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,

			<GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-affinity = <&B15_0>, <&B15_1>;

	};



	clocks: clocks {

		periph_clk: periph-clk {

			compatible = "fixed-clock";

			#clock-cells = <0>;

			clock-frequency = <50000000>;

		};

	};



	psci {

		compatible = "arm,psci-0.2";

		method = "smc";

	};



	axi@80030000 {

		compatible = "simple-bus";

		#address-cells = <1>;

		#size-cells = <1>;

		ranges = <0 0x80030000 0x8000>;



		gic: interrupt-controller@1000 {

			compatible = "arm,cortex-a15-gic";

			#interrupt-cells = <3>;

			interrupt-controller;

			reg = <0x1000 0x1000>,

				<0x2000 0x2000>,

				<0x4000 0x2000>,

				<0x6000 0x2000>;

			interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) |

					IRQ_TYPE_LEVEL_HIGH)>;

		};

	};



	bus@ff800000 {

		compatible = "simple-bus";

		#address-cells = <1>;

		#size-cells = <1>;

		ranges = <0 0xfffe8000 0x8000>;



		uart0: serial@600 {

			compatible = "brcm,bcm6345-uart";

			reg = <0x600 0x20>;

			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&periph_clk>;

			clock-names = "refclk";

			status = "disabled";

		};

	};

};

arch/arm/boot/dts/bcm963148.dts

0 → 100644
+30 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/*

 * Copyright 2019 Broadcom Ltd.

 */



/dts-v1/;



#include "bcm63148.dtsi"



/ {

	model = "Broadcom BCM963148 Reference Board";

	compatible = "brcm,bcm963148", "brcm,bcm63148", "brcm,bcmbca";



	aliases {

		serial0 = &uart0;

	};



	chosen {

		stdout-path = "serial0:115200n8";

	};



	memory@0 {

		device_type = "memory";

		reg = <0x0 0x08000000>;

	};

};



&uart0 {

	status = "okay";

};