Commit 11bc96ba authored by Cristian Ciocaltea's avatar Cristian Ciocaltea Committed by Manivannan Sadhasivam
Browse files

arm: dts: owl-s500: Set CMU clocks for UARTs



Set Clock Management Unit clocks for the UART nodes of Actions Semi
S500 SoCs and remove the dummy "uart2_clk" and "uart3_clk" fixed clocks.

Signed-off-by: default avatarCristian Ciocaltea <cristian.ciocaltea@gmail.com>
Reviewed-by: default avatarManivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Signed-off-by: default avatarManivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
parent b4d1e231
Loading
Loading
Loading
Loading
+0 −7
Original line number Diff line number Diff line
@@ -25,12 +25,6 @@ memory@0 {
		device_type = "memory";
		reg = <0x0 0x80000000>;
	};

	uart3_clk: uart3-clk {
		compatible = "fixed-clock";
		clock-frequency = <921600>;
		#clock-cells = <0>;
	};
};

&timer {
@@ -39,5 +33,4 @@ &timer {

&uart3 {
	status = "okay";
	clocks = <&uart3_clk>;
};
+0 −7
Original line number Diff line number Diff line
@@ -18,15 +18,8 @@ aliases {
	chosen {
		stdout-path = "serial3:115200n8";
	};

	uart3_clk: uart3-clk {
		compatible = "fixed-clock";
		clock-frequency = <921600>;
		#clock-cells = <0>;
	};
};

&uart3 {
	status = "okay";
	clocks = <&uart3_clk>;
};
+0 −7
Original line number Diff line number Diff line
@@ -21,15 +21,8 @@ aliases {
	chosen {
		stdout-path = "serial3:115200n8";
	};

	uart3_clk: uart3-clk {
		compatible = "fixed-clock";
		clock-frequency = <921600>;
		#clock-cells = <0>;
	};
};

&uart3 {
	status = "okay";
	clocks = <&uart3_clk>;
};
+0 −7
Original line number Diff line number Diff line
@@ -25,12 +25,6 @@ memory@0 {
		device_type = "memory";
		reg = <0x0 0x80000000>; /* 2GB */
	};

	uart2_clk: uart2-clk {
		compatible = "fixed-clock";
		clock-frequency = <921600>;
		#clock-cells = <0>;
	};
};

&twd_timer {
@@ -43,5 +37,4 @@ &timer {

&uart2 {
	status = "okay";
	clocks = <&uart2_clk>;
};
+0 −7
Original line number Diff line number Diff line
@@ -25,12 +25,6 @@ memory@0 {
		device_type = "memory";
		reg = <0x0 0x40000000>; /* 1 or 2 GiB */
	};

	uart3_clk: uart3-clk {
		compatible = "fixed-clock";
		clock-frequency = <921600>;
		#clock-cells = <0>;
	};
};

&timer {
@@ -39,5 +33,4 @@ &timer {

&uart3 {
	status = "okay";
	clocks = <&uart3_clk>;
};
Loading