Commit 1a380216 authored by Vinod Koul's avatar Vinod Koul Committed by Bjorn Andersson
Browse files

arm64: dts: qcom: sm8450: Add qup nodes for qup1 



qup1 has 7 SEs, I2C13 and I2C14 were already added so added the
remaining SEs (i2c and spi) along with pinconf for these SEs
Also add interconnect properties for I2C13 and I2C14

Signed-off-by: default avatarVinod Koul <vkoul@kernel.org>
Signed-off-by: default avatarBjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20220414101630.1189052-5-vkoul@kernel.org
parent a84e88e9

arch/arm64/boot/dts/qcom/sm8450.dtsi

+359 −0
Original line number Diff line number Diff line
@@ -1113,6 +1113,206 @@ qupv3_id_1: geniqup@ac0000 { 
			ranges;

			status = "disabled";



			i2c8: i2c@a80000 {

				compatible = "qcom,geni-i2c";

				reg = <0x0 0x00a80000 0x0 0x4000>;

				clock-names = "se";

				clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;

				pinctrl-names = "default";

				pinctrl-0 = <&qup_i2c8_data_clk>;

				interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;

				#address-cells = <1>;

				#size-cells = <0>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 0 QCOM_GPI_I2C>,

				       <&gpi_dma1 1 0 QCOM_GPI_I2C>;

				dma-names = "tx", "rx";

				status = "disabled";

			};



			spi8: spi@a80000 {

				compatible = "qcom,geni-spi";

				reg = <0x0 0x00a80000 0x0 0x4000>;

				clock-names = "se";

				clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;

				interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;

				pinctrl-names = "default";

				pinctrl-0 = <&qup_spi8_data_clk>, <&qup_spi8_cs>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 0 QCOM_GPI_SPI>,

				       <&gpi_dma1 1 0 QCOM_GPI_SPI>;

				dma-names = "tx", "rx";

				#address-cells = <1>;

				#size-cells = <0>;

				status = "disabled";

			};



			i2c9: i2c@a84000 {

				compatible = "qcom,geni-i2c";

				reg = <0x0 0x00a84000 0x0 0x4000>;

				clock-names = "se";

				clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;

				pinctrl-names = "default";

				pinctrl-0 = <&qup_i2c9_data_clk>;

				interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;

				#address-cells = <1>;

				#size-cells = <0>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 1 QCOM_GPI_I2C>,

				       <&gpi_dma1 1 1 QCOM_GPI_I2C>;

				dma-names = "tx", "rx";

				status = "disabled";

			};



			spi9: spi@a84000 {

				compatible = "qcom,geni-spi";

				reg = <0x0 0x00a84000 0x0 0x4000>;

				clock-names = "se";

				clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;

				interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;

				pinctrl-names = "default";

				pinctrl-0 = <&qup_spi9_data_clk>, <&qup_spi9_cs>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 1 QCOM_GPI_SPI>,

				       <&gpi_dma1 1 1 QCOM_GPI_SPI>;

				dma-names = "tx", "rx";

				#address-cells = <1>;

				#size-cells = <0>;

				status = "disabled";

			};



			i2c10: i2c@a88000 {

				compatible = "qcom,geni-i2c";

				reg = <0x0 0x00a88000 0x0 0x4000>;

				clock-names = "se";

				clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;

				pinctrl-names = "default";

				pinctrl-0 = <&qup_i2c10_data_clk>;

				interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;

				#address-cells = <1>;

				#size-cells = <0>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 2 QCOM_GPI_I2C>,

				       <&gpi_dma1 1 2 QCOM_GPI_I2C>;

				dma-names = "tx", "rx";

				status = "disabled";

			};



			spi10: spi@a88000 {

				compatible = "qcom,geni-spi";

				reg = <0x0 0x00a88000 0x0 0x4000>;

				clock-names = "se";

				clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;

				interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;

				pinctrl-names = "default";

				pinctrl-0 = <&qup_spi10_data_clk>, <&qup_spi10_cs>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 2 QCOM_GPI_SPI>,

				       <&gpi_dma1 1 2 QCOM_GPI_SPI>;

				dma-names = "tx", "rx";

				#address-cells = <1>;

				#size-cells = <0>;

				status = "disabled";

			};



			i2c11: i2c@a8c000 {

				compatible = "qcom,geni-i2c";

				reg = <0x0 0x00a8c000 0x0 0x4000>;

				clock-names = "se";

				clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;

				pinctrl-names = "default";

				pinctrl-0 = <&qup_i2c11_data_clk>;

				interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;

				#address-cells = <1>;

				#size-cells = <0>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 3 QCOM_GPI_I2C>,

				       <&gpi_dma1 1 3 QCOM_GPI_I2C>;

				dma-names = "tx", "rx";

				status = "disabled";

			};



			spi11: spi@a8c000 {

				compatible = "qcom,geni-spi";

				reg = <0x0 0x00a8c000 0x0 0x4000>;

				clock-names = "se";

				clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;

				interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;

				pinctrl-names = "default";

				pinctrl-0 = <&qup_spi11_data_clk>, <&qup_spi11_cs>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 3 QCOM_GPI_SPI>,

				       <&gpi_dma1 1 3 QCOM_GPI_SPI>;

				dma-names = "tx", "rx";

				#address-cells = <1>;

				#size-cells = <0>;

				status = "disabled";

			};



			i2c12: i2c@a90000 {

				compatible = "qcom,geni-i2c";

				reg = <0x0 0x00a90000 0x0 0x4000>;

				clock-names = "se";

				clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>;

				pinctrl-names = "default";

				pinctrl-0 = <&qup_i2c12_data_clk>;

				interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;

				#address-cells = <1>;

				#size-cells = <0>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 4 QCOM_GPI_I2C>,

				       <&gpi_dma1 1 4 QCOM_GPI_I2C>;

				dma-names = "tx", "rx";

				status = "disabled";

			};



			spi12: spi@a90000 {

				compatible = "qcom,geni-spi";

				reg = <0x0 0x00a90000 0x0 0x4000>;

				clock-names = "se";

				clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>;

				interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;

				pinctrl-names = "default";

				pinctrl-0 = <&qup_spi12_data_clk>, <&qup_spi12_cs>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 4 QCOM_GPI_SPI>,

				       <&gpi_dma1 1 4 QCOM_GPI_SPI>;

				dma-names = "tx", "rx";

				#address-cells = <1>;

				#size-cells = <0>;

				status = "disabled";

			};



			i2c13: i2c@a94000 {

				compatible = "qcom,geni-i2c";

				reg = <0 0x00a94000 0 0x4000>;
@@ -1121,6 +1321,33 @@ i2c13: i2c@a94000 { 
				pinctrl-names = "default";

				pinctrl-0 = <&qup_i2c13_data_clk>;

				interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 5 QCOM_GPI_I2C>,

				       <&gpi_dma1 1 5 QCOM_GPI_I2C>;

				dma-names = "tx", "rx";

				#address-cells = <1>;

				#size-cells = <0>;

				status = "disabled";

			};



			spi13: spi@a94000 {

				compatible = "qcom,geni-spi";

				reg = <0x0 0x00a94000 0x0 0x4000>;

				clock-names = "se";

				clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>;

				interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;

				pinctrl-names = "default";

				pinctrl-0 = <&qup_spi13_data_clk>, <&qup_spi13_cs>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 5 QCOM_GPI_SPI>,

				       <&gpi_dma1 1 5 QCOM_GPI_SPI>;

				dma-names = "tx", "rx";

				#address-cells = <1>;

				#size-cells = <0>;

				status = "disabled";
@@ -1134,6 +1361,33 @@ i2c14: i2c@a98000 { 
				pinctrl-names = "default";

				pinctrl-0 = <&qup_i2c14_data_clk>;

				interrupts = <GIC_SPI 363 IRQ_TYPE_LEVEL_HIGH>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 6 QCOM_GPI_I2C>,

				       <&gpi_dma1 1 6 QCOM_GPI_I2C>;

				dma-names = "tx", "rx";

				#address-cells = <1>;

				#size-cells = <0>;

				status = "disabled";

			};



			spi14: spi@a98000 {

				compatible = "qcom,geni-spi";

				reg = <0x0 0x00a98000 0x0 0x4000>;

				clock-names = "se";

				clocks = <&gcc GCC_QUPV3_WRAP1_S6_CLK>;

				interrupts = <GIC_SPI 363 IRQ_TYPE_LEVEL_HIGH>;

				pinctrl-names = "default";

				pinctrl-0 = <&qup_spi14_data_clk>, <&qup_spi14_cs>;

				interconnects = <&clk_virt MASTER_QUP_CORE_1 0 &clk_virt SLAVE_QUP_CORE_1 0>,

						<&system_noc MASTER_A2NOC_SNOC 0 &gem_noc SLAVE_LLCC 0>,

						<&aggre2_noc MASTER_QUP_1 0 &mc_virt SLAVE_EBI1 0>;

				interconnect-names = "qup-core", "qup-config", "qup-memory";

				dmas = <&gpi_dma1 0 6 QCOM_GPI_SPI>,

				       <&gpi_dma1 1 6 QCOM_GPI_SPI>;

				dma-names = "tx", "rx";

				#address-cells = <1>;

				#size-cells = <0>;

				status = "disabled";
@@ -1881,6 +2135,31 @@ qup_i2c6_data_clk: qup-i2c6-data-clk { 
				function = "qup6";

			};



			qup_i2c8_data_clk: qup-i2c8-data-clk {

				pins = "gpio28", "gpio29";

				function = "qup8";

			};



			qup_i2c9_data_clk: qup-i2c9-data-clk {

				pins = "gpio32", "gpio33";

				function = "qup9";

			};



			qup_i2c10_data_clk: qup-i2c10-data-clk {

				pins = "gpio36", "gpio37";

				function = "qup10";

			};



			qup_i2c11_data_clk: qup-i2c11-data-clk {

				pins = "gpio40", "gpio41";

				function = "qup11";

			};



			qup_i2c12_data_clk: qup-i2c12-data-clk {

				pins = "gpio44", "gpio45";

				function = "qup12";

			};



			qup_i2c13_data_clk: qup-i2c13-data-clk {

				pins = "gpio48", "gpio49";

				function = "qup13";
@@ -1967,6 +2246,86 @@ qup_spi6_data_clk: qup-spi6-data-clk { 
				function = "qup6";

			};



			qup_spi8_cs: qup-spi8-cs {

				pins = "gpio31";

				function = "qup8";

			};



			qup_spi8_data_clk: qup-spi8-data-clk {

				pins = "gpio28", "gpio29", "gpio30";

				function = "qup8";

			};



			qup_spi9_cs: qup-spi9-cs {

				pins = "gpio35";

				function = "qup9";

			};



			qup_spi9_data_clk: qup-spi9-data-clk {

				pins = "gpio32", "gpio33", "gpio34";

				function = "qup9";

			};



			qup_spi10_cs: qup-spi10-cs {

				pins = "gpio39";

				function = "qup10";

			};



			qup_spi10_data_clk: qup-spi10-data-clk {

				pins = "gpio36", "gpio37", "gpio38";

				function = "qup10";

			};



			qup_spi11_cs: qup-spi11-cs {

				pins = "gpio43";

				function = "qup11";

			};



			qup_spi11_data_clk: qup-spi11-data-clk {

				pins = "gpio40", "gpio41", "gpio42";

				function = "qup11";

			};



			qup_spi12_cs: qup-spi12-cs {

				pins = "gpio47";

				function = "qup12";

			};



			qup_spi12_data_clk: qup-spi12-data-clk {

				pins = "gpio44", "gpio45", "gpio46";

				function = "qup12";

			};



			qup_spi13_cs: qup-spi13-cs {

				pins = "gpio51";

				function = "qup13";

			};



			qup_spi13_data_clk: qup-spi13-data-clk {

				pins = "gpio48", "gpio49", "gpio50";

				function = "qup13";

			};



			qup_spi14_cs: qup-spi14-cs {

				pins = "gpio55";

				function = "qup14";

			};



			qup_spi14_data_clk: qup-spi14-data-clk {

				pins = "gpio52", "gpio53", "gpio54";

				function = "qup14";

			};



			qup_spi15_cs: qup-spi15-cs {

				pins = "gpio59";

				function = "qup15";

			};



			qup_spi15_data_clk: qup-spi15-data-clk {

				pins = "gpio56", "gpio57", "gpio58";

				function = "qup15";

			};



			qup_uart7_rx: qup-uart7-rx {

				pins = "gpio26";

				function = "qup7";