Commit 1e851538 authored by Simon Horman's avatar Simon Horman
Browse files

ARM: shmobile: r8a7779: Add clocks 



Declare all core and MSTP clocks currently used by r8a7779-based boards.

Based on work by Laurent Pinchart for the r8a7790 and r8a7791 SoCs.

Acked-by: default avatarLaurent Pinchart <laurent.pinchart@ideasonboard.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 62872989

arch/arm/boot/dts/r8a7779.dtsi

+144 −0
Original line number Diff line number Diff line
@@ -11,6 +11,7 @@ 


/include/ "skeleton.dtsi"



#include <dt-bindings/clock/r8a7779-clock.h>

#include <dt-bindings/interrupt-controller/irq.h>



/ {
@@ -265,4 +266,147 @@ hspi2: spi@fffc6000 { 
		#size-cells = <0>;

		status = "disabled";

	};



	clocks {

		#address-cells = <2>;

		#size-cells = <2>;

		ranges;



		/* External root clock */

		extal_clk: extal_clk {

			compatible = "fixed-clock";

			#clock-cells = <0>;

			/* This value must be overriden by the board. */

			clock-frequency = <0>;

			clock-output-names = "extal";

		};



		/* Special CPG clocks */

		cpg_clocks: cpg_clocks@0xe6150000 {

			compatible = "renesas,r8a7779-cpg-clocks";

			reg = <0 0xffc80000 0 0x30>;

			clocks = <&extal_clk>;

			#clock-cells = <1>;

			clock-output-names = "plla", "z", "zs", "s",

					     "s1", "p", "b", "out";

		};



		/* Fixed factor clocks */

		i_clk: i_clk {

			compatible = "fixed-factor-clock";

			clocks = <&cpg_clocks R8A7779_CLK_PLLA>;

			#clock-cells = <0>;

			clock-div = <2>;

			clock-mult = <1>;

			clock-output-names = "i";

		};

		s3_clk: s3_clk {

			compatible = "fixed-factor-clock";

			clocks = <&cpg_clocks R8A7779_CLK_PLLA>;

			#clock-cells = <0>;

			clock-div = <8>;

			clock-mult = <1>;

			clock-output-names = "s3";

		};

		s4_clk: s4_clk {

			compatible = "fixed-factor-clock";

			clocks = <&cpg_clocks R8A7779_CLK_PLLA>;

			#clock-cells = <0>;

			clock-div = <16>;

			clock-mult = <1>;

			clock-output-names = "s4";

		};

		g_clk: g_clk {

			compatible = "fixed-factor-clock";

			clocks = <&cpg_clocks R8A7779_CLK_PLLA>;

			#clock-cells = <0>;

			clock-div = <24>;

			clock-mult = <1>;

			clock-output-names = "g";

		};



		/* Gate clocks */

		mstp0_clks: mstp0_clks {

			compatible = "renesas,r8a7779-mstp-clocks",

			             "renesas,cpg-mstp-clocks";

			reg = <0 0xffc80030 0 4>;

			clocks = <&cpg_clocks R8A7779_CLK_S>,

			         <&cpg_clocks R8A7779_CLK_P>,

				 <&cpg_clocks R8A7779_CLK_P>,

				 <&cpg_clocks R8A7779_CLK_P>,

				 <&cpg_clocks R8A7779_CLK_S>,

				 <&cpg_clocks R8A7779_CLK_S>,

				 <&cpg_clocks R8A7779_CLK_S1>,

				 <&cpg_clocks R8A7779_CLK_S1>,

				 <&cpg_clocks R8A7779_CLK_S1>,

				 <&cpg_clocks R8A7779_CLK_S1>,

				 <&cpg_clocks R8A7779_CLK_S1>,

				 <&cpg_clocks R8A7779_CLK_S1>,

				 <&cpg_clocks R8A7779_CLK_P>,

				 <&cpg_clocks R8A7779_CLK_P>,

				 <&cpg_clocks R8A7779_CLK_P>,

				 <&cpg_clocks R8A7779_CLK_P>;

			#clock-cells = <1>;

			renesas,clock-indices = <

				R8A7779_CLK_HSPI R8A7779_CLK_TMU2

				R8A7779_CLK_TMU1 R8A7779_CLK_TMU0

				R8A7779_CLK_HSCIF1 R8A7779_CLK_HSCIF0

				R8A7779_CLK_SCIF5 R8A7779_CLK_SCIF4

				R8A7779_CLK_SCIF3 R8A7779_CLK_SCIF2

				R8A7779_CLK_SCIF1 R8A7779_CLK_SCIF0

				R8A7779_CLK_I2C3 R8A7779_CLK_I2C2

				R8A7779_CLK_I2C1 R8A7779_CLK_I2C0

			>;

			clock-output-names =

				"hspi", "tmu2", "tmu1", "tmu0", "hscif1",

				"hscif0", "scif5", "scif4", "scif3", "scif2",

				"scif1", "scif0", "i2c3", "i2c2", "i2c1",

				"i2c0";

		};

		mstp1_clks: mstp1_clks {

			compatible = "renesas,r8a7779-mstp-clocks",

			             "renesas,cpg-mstp-clocks";

			reg = <0 0xffc80034 0 4>, <0 0xffc80044 0 4>;

			clocks = <&cpg_clocks R8A7779_CLK_P>,

				 <&cpg_clocks R8A7779_CLK_P>,

				 <&cpg_clocks R8A7779_CLK_S>,

				 <&cpg_clocks R8A7779_CLK_S>,

				 <&cpg_clocks R8A7779_CLK_S>,

				 <&cpg_clocks R8A7779_CLK_S>,

				 <&cpg_clocks R8A7779_CLK_P>,

				 <&cpg_clocks R8A7779_CLK_P>,

				 <&cpg_clocks R8A7779_CLK_P>,

				 <&cpg_clocks R8A7779_CLK_S>;

			#clock-cells = <1>;

			renesas,clock-indices = <

				R8A7779_CLK_USB01 R8A7779_CLK_USB2

				R8A7779_CLK_DU R8A7779_CLK_VIN2

				R8A7779_CLK_VIN1 R8A7779_CLK_VIN0

				R8A7779_CLK_ETHER R8A7779_CLK_SATA

				R8A7779_CLK_PCIE R8A7779_CLK_VIN3

			>;

			clock-output-names =

				"usb01", "usb2",

				"du", "vin2",

				"vin1", "vin0",

				"ether", "sata",

				"pcie", "vin3";

		};

		mstp3_clks: mstp3_clks {

			compatible = "renesas,r8a7779-mstp-clocks",

			             "renesas,cpg-mstp-clocks";

			reg = <0 0xffc8003c 0 4>;

			clocks = <&s4_clk>, <&s4_clk>, <&s4_clk>, <&s4_clk>,

				 <&s4_clk>, <&s4_clk>;

			#clock-cells = <1>;

			renesas,clock-indices = <

				R8A7779_CLK_SDHI3 R8A7779_CLK_SDHI2

				R8A7779_CLK_SDHI1 R8A7779_CLK_SDHI0

				R8A7779_CLK_MMC1 R8A7779_CLK_MMC0

			>;

			clock-output-names =

				"sdhi3", "sdhi2", "sdhi1", "sdhi0",

				"mmc1", "mmc0";

		};

	};

};