Commit 422b110b authored by Manivannan Sadhasivam's avatar Manivannan Sadhasivam Committed by Bjorn Andersson
Browse files

arm64: dts: qcom: sm8150: Fix the PCI I/O port range 



For 1MiB of the I/O region, the I/O ports of the legacy PCI devices are
located in the range of 0x0 to 0x100000. Hence, fix the bogus PCI addresses
(0x60200000, 0x40200000) specified in the ranges property for I/O region.

While at it, let's use the missing 0x prefix for the addresses.

Fixes: a1c86c68 ("arm64: dts: qcom: sm8150: Add PCIe nodes")
Reported-by: default avatarArnd Bergmann <arnd@arndb.de>
Link: https://lore.kernel.org/linux-arm-msm/7c5dfa87-41df-4ba7-b0e4-72c8386402a8@app.fastmail.com/


Signed-off-by: default avatarManivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Reviewed-by: default avatarArnd Bergmann <arnd@arndb.de>
Signed-off-by: default avatarBjorn Andersson <andersson@kernel.org>
Link: https://lore.kernel.org/r/20230228164752.55682-12-manivannan.sadhasivam@linaro.org
parent 89fe81c0

arch/arm64/boot/dts/qcom/sm8150.dtsi

+3 −3
Original line number Diff line number Diff line
@@ -1824,8 +1824,8 @@ pcie0: pci@1c00000 { 
			#address-cells = <3>;

			#size-cells = <2>;



			ranges = <0x01000000 0x0 0x60200000 0 0x60200000 0x0 0x100000>,

				 <0x02000000 0x0 0x60300000 0 0x60300000 0x0 0x3d00000>;

			ranges = <0x01000000 0x0 0x00000000 0x0 0x60200000 0x0 0x100000>,

				 <0x02000000 0x0 0x60300000 0x0 0x60300000 0x0 0x3d00000>;



			interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "msi";
@@ -1920,7 +1920,7 @@ pcie1: pci@1c08000 { 
			#address-cells = <3>;

			#size-cells = <2>;



			ranges = <0x01000000 0x0 0x40200000 0x0 0x40200000 0x0 0x100000>,

			ranges = <0x01000000 0x0 0x00000000 0x0 0x40200000 0x0 0x100000>,

				 <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>;



			interrupts = <GIC_SPI 307 IRQ_TYPE_EDGE_RISING>;