Commit 752ca077 authored May 04, 2017 by Alex Deucher

drm/amdgpu: add register headers for DCN 1.0



Registers for Display Controller Next 1.0

Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

parent 4f059ecd

drivers/gpu/drm/amd/include/asic_reg/raven1/DCN/dcn_1_0_default.h

0 → 100644

+7988 −0

File added.

Preview size limit exceeded, changes collapsed.

drivers/gpu/drm/amd/include/asic_reg/raven1/DCN/dcn_1_0_offset.h

0 → 100644

+14087 −0

File added.

Preview size limit exceeded, changes collapsed.

drivers/gpu/drm/amd/include/asic_reg/raven1/DCN/dcn_1_0_sh_mask.h

0 → 100644

+54316 −0

File added.

Preview size limit exceeded, changes collapsed.