Commit 7b7d6865 authored by Tom St Denis's avatar Tom St Denis Committed by Alex Deucher
Browse files

drm/amd/display: Make dce120_tg_is_blanked() more legible

parent 78178dea
Loading
Loading
Loading
Loading
+8 −9
Original line number Diff line number Diff line
@@ -746,8 +746,7 @@ bool dce120_tg_is_blanked(struct timing_generator *tg)
			mmCRTC0_CRTC_BLANK_CONTROL,
			tg110->offsets.crtc);

	if (
		get_reg_field_value(
	if (get_reg_field_value(
		value,
		CRTC0_CRTC_BLANK_CONTROL,
		CRTC_BLANK_DATA_EN) == 1 &&