Skip to content
Commit 99fa80c3 authored by Konstantin Aladyshev's avatar Konstantin Aladyshev Committed by Joel Stanley
Browse files

ARM: dts: aspeed: amd-ethanolx: Enable secondary LPC snooping address



AMD EthanolX CRB uses 2-byte POST codes which are sent to ports 0x80/0x81.
Currently ASPEED controller snoops only 0x80 port and therefore captures
only the lower byte of each POST code.
Enable secondary LPC snooping address to capture the higher byte of POST
codes.

Signed-off-by: default avatarKonstantin Aladyshev <aladyshev22@gmail.com>
Reviewed-by: default avatarAndrew Jeffery <andrew@aj.id.au>
Link: https://lore.kernel.org/r/20210127182326.424-1-aladyshev22@gmail.com


Signed-off-by: default avatarJoel Stanley <joel@jms.id.au>
parent a5c51684
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment