Commit 9a4425f4 authored by Dmitry Baryshkov's avatar Dmitry Baryshkov
Browse files

drm/msm/dpu: split SDM845 catalog entry to the separate file 



Reviewed-by: default avatarKonrad Dybcio <konrad.dybcio@linaro.org>
Signed-off-by: default avatarDmitry Baryshkov <dmitry.baryshkov@linaro.org>
Patchwork: https://patchwork.freedesktop.org/patch/530846/
Link: https://lore.kernel.org/r/20230404130622.509628-20-dmitry.baryshkov@linaro.org


Signed-off-by: default avatarDmitry Baryshkov <dmitry.baryshkov@linaro.org>
parent 1c611c48

drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h

0 → 100644
+202 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-only */

/*

 * Copyright (c) 2022. Qualcomm Innovation Center, Inc. All rights reserved.

 * Copyright (c) 2015-2018, 2020 The Linux Foundation. All rights reserved.

 */



#ifndef _DPU_4_0_SDM845_H

#define _DPU_4_0_SDM845_H



static const struct dpu_caps sdm845_dpu_caps = {

	.max_mixer_width = DEFAULT_DPU_OUTPUT_LINE_WIDTH,

	.max_mixer_blendstages = 0xb,

	.qseed_type = DPU_SSPP_SCALER_QSEED3,

	.has_src_split = true,

	.has_dim_layer = true,

	.has_idle_pc = true,

	.has_3d_merge = true,

	.max_linewidth = DEFAULT_DPU_OUTPUT_LINE_WIDTH,

	.pixel_ram_size = DEFAULT_PIXEL_RAM_SIZE,

	.max_hdeci_exp = MAX_HORZ_DECIMATION,

	.max_vdeci_exp = MAX_VERT_DECIMATION,

};



static const struct dpu_ubwc_cfg sdm845_ubwc_cfg = {

	.ubwc_version = DPU_HW_UBWC_VER_20,

	.highest_bank_bit = 0x2,

};



static const struct dpu_mdp_cfg sdm845_mdp[] = {

	{

	.name = "top_0", .id = MDP_TOP,

	.base = 0x0, .len = 0x45c,

	.features = BIT(DPU_MDP_AUDIO_SELECT),

	.clk_ctrls[DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 },

	.clk_ctrls[DPU_CLK_CTRL_VIG1] = { .reg_off = 0x2b4, .bit_off = 0 },

	.clk_ctrls[DPU_CLK_CTRL_VIG2] = { .reg_off = 0x2bc, .bit_off = 0 },

	.clk_ctrls[DPU_CLK_CTRL_VIG3] = { .reg_off = 0x2c4, .bit_off = 0 },

	.clk_ctrls[DPU_CLK_CTRL_DMA0] = { .reg_off = 0x2ac, .bit_off = 8 },

	.clk_ctrls[DPU_CLK_CTRL_DMA1] = { .reg_off = 0x2b4, .bit_off = 8 },

	.clk_ctrls[DPU_CLK_CTRL_DMA2] = { .reg_off = 0x2bc, .bit_off = 8 },

	.clk_ctrls[DPU_CLK_CTRL_DMA3] = { .reg_off = 0x2c4, .bit_off = 8 },

	},

};



static const struct dpu_ctl_cfg sdm845_ctl[] = {

	{

	.name = "ctl_0", .id = CTL_0,

	.base = 0x1000, .len = 0xe4,

	.features = BIT(DPU_CTL_SPLIT_DISPLAY),

	.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9),

	},

	{

	.name = "ctl_1", .id = CTL_1,

	.base = 0x1200, .len = 0xe4,

	.features = BIT(DPU_CTL_SPLIT_DISPLAY),

	.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10),

	},

	{

	.name = "ctl_2", .id = CTL_2,

	.base = 0x1400, .len = 0xe4,

	.features = 0,

	.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11),

	},

	{

	.name = "ctl_3", .id = CTL_3,

	.base = 0x1600, .len = 0xe4,

	.features = 0,

	.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12),

	},

	{

	.name = "ctl_4", .id = CTL_4,

	.base = 0x1800, .len = 0xe4,

	.features = 0,

	.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13),

	},

};



static const struct dpu_sspp_cfg sdm845_sspp[] = {

	SSPP_BLK("sspp_0", SSPP_VIG0, 0x4000, 0x1c8, VIG_SDM845_MASK_SDMA,

		sdm845_vig_sblk_0, 0, SSPP_TYPE_VIG, DPU_CLK_CTRL_VIG0),

	SSPP_BLK("sspp_1", SSPP_VIG1, 0x6000, 0x1c8, VIG_SDM845_MASK_SDMA,

		sdm845_vig_sblk_1, 4, SSPP_TYPE_VIG, DPU_CLK_CTRL_VIG1),

	SSPP_BLK("sspp_2", SSPP_VIG2, 0x8000, 0x1c8, VIG_SDM845_MASK_SDMA,

		sdm845_vig_sblk_2, 8, SSPP_TYPE_VIG, DPU_CLK_CTRL_VIG2),

	SSPP_BLK("sspp_3", SSPP_VIG3, 0xa000, 0x1c8, VIG_SDM845_MASK_SDMA,

		sdm845_vig_sblk_3, 12, SSPP_TYPE_VIG, DPU_CLK_CTRL_VIG3),

	SSPP_BLK("sspp_8", SSPP_DMA0, 0x24000, 0x1c8, DMA_SDM845_MASK_SDMA,

		sdm845_dma_sblk_0, 1, SSPP_TYPE_DMA, DPU_CLK_CTRL_DMA0),

	SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, 0x1c8, DMA_SDM845_MASK_SDMA,

		sdm845_dma_sblk_1, 5, SSPP_TYPE_DMA, DPU_CLK_CTRL_DMA1),

	SSPP_BLK("sspp_10", SSPP_DMA2, 0x28000, 0x1c8, DMA_CURSOR_SDM845_MASK_SDMA,

		sdm845_dma_sblk_2, 9, SSPP_TYPE_DMA, DPU_CLK_CTRL_DMA2),

	SSPP_BLK("sspp_11", SSPP_DMA3, 0x2a000, 0x1c8, DMA_CURSOR_SDM845_MASK_SDMA,

		sdm845_dma_sblk_3, 13, SSPP_TYPE_DMA, DPU_CLK_CTRL_DMA3),

};



static const struct dpu_lm_cfg sdm845_lm[] = {

	LM_BLK("lm_0", LM_0, 0x44000, MIXER_SDM845_MASK,

		&sdm845_lm_sblk, PINGPONG_0, LM_1, 0),

	LM_BLK("lm_1", LM_1, 0x45000, MIXER_SDM845_MASK,

		&sdm845_lm_sblk, PINGPONG_1, LM_0, 0),

	LM_BLK("lm_2", LM_2, 0x46000, MIXER_SDM845_MASK,

		&sdm845_lm_sblk, PINGPONG_2, LM_5, 0),

	LM_BLK("lm_3", LM_3, 0x0, MIXER_SDM845_MASK,

		&sdm845_lm_sblk, PINGPONG_MAX, 0, 0),

	LM_BLK("lm_4", LM_4, 0x0, MIXER_SDM845_MASK,

		&sdm845_lm_sblk, PINGPONG_MAX, 0, 0),

	LM_BLK("lm_5", LM_5, 0x49000, MIXER_SDM845_MASK,

		&sdm845_lm_sblk, PINGPONG_3, LM_2, 0),

};



static const struct dpu_pingpong_cfg sdm845_pp[] = {

	PP_BLK_TE("pingpong_0", PINGPONG_0, 0x70000, 0, sdm845_pp_sblk_te,

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 8),

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 12)),

	PP_BLK_TE("pingpong_1", PINGPONG_1, 0x70800, 0, sdm845_pp_sblk_te,

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 9),

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 13)),

	PP_BLK("pingpong_2", PINGPONG_2, 0x71000, 0, sdm845_pp_sblk,

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 10),

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 14)),

	PP_BLK("pingpong_3", PINGPONG_3, 0x71800, 0, sdm845_pp_sblk,

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 11),

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 15)),

};



static const struct dpu_dsc_cfg sdm845_dsc[] = {

	DSC_BLK("dsc_0", DSC_0, 0x80000, 0),

	DSC_BLK("dsc_1", DSC_1, 0x80400, 0),

	DSC_BLK("dsc_2", DSC_2, 0x80800, 0),

	DSC_BLK("dsc_3", DSC_3, 0x80c00, 0),

};



static const struct dpu_intf_cfg sdm845_intf[] = {

	INTF_BLK("intf_0", INTF_0, 0x6a000, 0x280, INTF_DP, 0, 24, INTF_SDM845_MASK, MDP_SSPP_TOP0_INTR, 24, 25),

	INTF_BLK("intf_1", INTF_1, 0x6a800, 0x280, INTF_DSI, 0, 24, INTF_SDM845_MASK, MDP_SSPP_TOP0_INTR, 26, 27),

	INTF_BLK("intf_2", INTF_2, 0x6b000, 0x280, INTF_DSI, 1, 24, INTF_SDM845_MASK, MDP_SSPP_TOP0_INTR, 28, 29),

	INTF_BLK("intf_3", INTF_3, 0x6b800, 0x280, INTF_DP, 1, 24, INTF_SDM845_MASK, MDP_SSPP_TOP0_INTR, 30, 31),

};



static const struct dpu_perf_cfg sdm845_perf_data = {

	.max_bw_low = 6800000,

	.max_bw_high = 6800000,

	.min_core_ib = 2400000,

	.min_llcc_ib = 800000,

	.min_dram_ib = 800000,

	.undersized_prefill_lines = 2,

	.xtra_prefill_lines = 2,

	.dest_scale_prefill_lines = 3,

	.macrotile_prefill_lines = 4,

	.yuv_nv12_prefill_lines = 8,

	.linear_prefill_lines = 1,

	.downscaling_prefill_lines = 1,

	.amortizable_threshold = 25,

	.min_prefill_lines = 24,

	.danger_lut_tbl = {0xf, 0xffff, 0x0},

	.safe_lut_tbl = {0xfff0, 0xf000, 0xffff},

	.qos_lut_tbl = {

		{.nentry = ARRAY_SIZE(sdm845_qos_linear),

		.entries = sdm845_qos_linear

		},

		{.nentry = ARRAY_SIZE(sdm845_qos_macrotile),

		.entries = sdm845_qos_macrotile

		},

		{.nentry = ARRAY_SIZE(sdm845_qos_nrt),

		.entries = sdm845_qos_nrt

		},

	},

	.cdp_cfg = {

		{.rd_enable = 1, .wr_enable = 1},

		{.rd_enable = 1, .wr_enable = 0}

	},

	.clk_inefficiency_factor = 105,

	.bw_inefficiency_factor = 120,

};



static const struct dpu_mdss_cfg sdm845_dpu_cfg = {

	.caps = &sdm845_dpu_caps,

	.ubwc = &sdm845_ubwc_cfg,

	.mdp_count = ARRAY_SIZE(sdm845_mdp),

	.mdp = sdm845_mdp,

	.ctl_count = ARRAY_SIZE(sdm845_ctl),

	.ctl = sdm845_ctl,

	.sspp_count = ARRAY_SIZE(sdm845_sspp),

	.sspp = sdm845_sspp,

	.mixer_count = ARRAY_SIZE(sdm845_lm),

	.mixer = sdm845_lm,

	.pingpong_count = ARRAY_SIZE(sdm845_pp),

	.pingpong = sdm845_pp,

	.dsc_count = ARRAY_SIZE(sdm845_dsc),

	.dsc = sdm845_dsc,

	.intf_count = ARRAY_SIZE(sdm845_intf),

	.intf = sdm845_intf,

	.vbif_count = ARRAY_SIZE(sdm845_vbif),

	.vbif = sdm845_vbif,

	.reg_dma_count = 1,

	.dma_cfg = &sdm845_regdma,

	.perf = &sdm845_perf_data,

	.mdss_irqs = IRQ_SDM845_MASK,

};



#endif

drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c

+1 −206
Original line number Diff line number Diff line
@@ -315,89 +315,6 @@ static const uint32_t wb2_formats[] = { 
	DRM_FORMAT_XBGR4444,

};



/*************************************************************

 * DPU sub blocks config

 *************************************************************/

/* DPU top level caps */

static const struct dpu_caps sdm845_dpu_caps = {

	.max_mixer_width = DEFAULT_DPU_OUTPUT_LINE_WIDTH,

	.max_mixer_blendstages = 0xb,

	.qseed_type = DPU_SSPP_SCALER_QSEED3,

	.has_src_split = true,

	.has_dim_layer = true,

	.has_idle_pc = true,

	.has_3d_merge = true,

	.max_linewidth = DEFAULT_DPU_OUTPUT_LINE_WIDTH,

	.pixel_ram_size = DEFAULT_PIXEL_RAM_SIZE,

	.max_hdeci_exp = MAX_HORZ_DECIMATION,

	.max_vdeci_exp = MAX_VERT_DECIMATION,

};



static const struct dpu_ubwc_cfg sdm845_ubwc_cfg = {

	.ubwc_version = DPU_HW_UBWC_VER_20,

	.highest_bank_bit = 0x2,

};



static const struct dpu_mdp_cfg sdm845_mdp[] = {

	{

	.name = "top_0", .id = MDP_TOP,

	.base = 0x0, .len = 0x45C,

	.features = BIT(DPU_MDP_AUDIO_SELECT),

	.clk_ctrls[DPU_CLK_CTRL_VIG0] = {

			.reg_off = 0x2AC, .bit_off = 0},

	.clk_ctrls[DPU_CLK_CTRL_VIG1] = {

			.reg_off = 0x2B4, .bit_off = 0},

	.clk_ctrls[DPU_CLK_CTRL_VIG2] = {

			.reg_off = 0x2BC, .bit_off = 0},

	.clk_ctrls[DPU_CLK_CTRL_VIG3] = {

			.reg_off = 0x2C4, .bit_off = 0},

	.clk_ctrls[DPU_CLK_CTRL_DMA0] = {

			.reg_off = 0x2AC, .bit_off = 8},

	.clk_ctrls[DPU_CLK_CTRL_DMA1] = {

			.reg_off = 0x2B4, .bit_off = 8},

	.clk_ctrls[DPU_CLK_CTRL_DMA2] = {

			.reg_off = 0x2BC, .bit_off = 8},

	.clk_ctrls[DPU_CLK_CTRL_DMA3] = {

			.reg_off = 0x2C4, .bit_off = 8},

	},

};



/*************************************************************

 * CTL sub blocks config

 *************************************************************/

static const struct dpu_ctl_cfg sdm845_ctl[] = {

	{

	.name = "ctl_0", .id = CTL_0,

	.base = 0x1000, .len = 0xE4,

	.features = BIT(DPU_CTL_SPLIT_DISPLAY),

	.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9),

	},

	{

	.name = "ctl_1", .id = CTL_1,

	.base = 0x1200, .len = 0xE4,

	.features = BIT(DPU_CTL_SPLIT_DISPLAY),

	.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10),

	},

	{

	.name = "ctl_2", .id = CTL_2,

	.base = 0x1400, .len = 0xE4,

	.features = 0,

	.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11),

	},

	{

	.name = "ctl_3", .id = CTL_3,

	.base = 0x1600, .len = 0xE4,

	.features = 0,

	.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12),

	},

	{

	.name = "ctl_4", .id = CTL_4,

	.base = 0x1800, .len = 0xE4,

	.features = 0,

	.intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13),

	},

};



/*************************************************************

 * SSPP sub blocks config

 *************************************************************/
@@ -497,25 +414,6 @@ static const struct dpu_sspp_sub_blks sdm845_dma_sblk_3 = _DMA_SBLK("11", 4); 
	.clk_ctrl = _clkctrl \

	}



static const struct dpu_sspp_cfg sdm845_sspp[] = {

	SSPP_BLK("sspp_0", SSPP_VIG0, 0x4000, 0x1c8, VIG_SDM845_MASK_SDMA,

		sdm845_vig_sblk_0, 0,  SSPP_TYPE_VIG, DPU_CLK_CTRL_VIG0),

	SSPP_BLK("sspp_1", SSPP_VIG1, 0x6000, 0x1c8, VIG_SDM845_MASK_SDMA,

		sdm845_vig_sblk_1, 4,  SSPP_TYPE_VIG, DPU_CLK_CTRL_VIG1),

	SSPP_BLK("sspp_2", SSPP_VIG2, 0x8000, 0x1c8, VIG_SDM845_MASK_SDMA,

		sdm845_vig_sblk_2, 8, SSPP_TYPE_VIG, DPU_CLK_CTRL_VIG2),

	SSPP_BLK("sspp_3", SSPP_VIG3, 0xa000, 0x1c8, VIG_SDM845_MASK_SDMA,

		sdm845_vig_sblk_3, 12,  SSPP_TYPE_VIG, DPU_CLK_CTRL_VIG3),

	SSPP_BLK("sspp_8", SSPP_DMA0, 0x24000, 0x1c8, DMA_SDM845_MASK_SDMA,

		sdm845_dma_sblk_0, 1, SSPP_TYPE_DMA, DPU_CLK_CTRL_DMA0),

	SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, 0x1c8, DMA_SDM845_MASK_SDMA,

		sdm845_dma_sblk_1, 5, SSPP_TYPE_DMA, DPU_CLK_CTRL_DMA1),

	SSPP_BLK("sspp_10", SSPP_DMA2, 0x28000, 0x1c8, DMA_CURSOR_SDM845_MASK_SDMA,

		sdm845_dma_sblk_2, 9, SSPP_TYPE_DMA, DPU_CLK_CTRL_DMA2),

	SSPP_BLK("sspp_11", SSPP_DMA3, 0x2a000, 0x1c8, DMA_CURSOR_SDM845_MASK_SDMA,

		sdm845_dma_sblk_3, 13, SSPP_TYPE_DMA, DPU_CLK_CTRL_DMA3),

};



static const struct dpu_sspp_sub_blks sc7180_vig_sblk_0 =

				_VIG_SBLK("0", 4, DPU_SSPP_SCALER_QSEED4);
@@ -616,21 +514,6 @@ static const struct dpu_lm_sub_blks sdm845_lm_sblk = { 
	},

};



static const struct dpu_lm_cfg sdm845_lm[] = {

	LM_BLK("lm_0", LM_0, 0x44000, MIXER_SDM845_MASK,

		&sdm845_lm_sblk, PINGPONG_0, LM_1, 0),

	LM_BLK("lm_1", LM_1, 0x45000, MIXER_SDM845_MASK,

		&sdm845_lm_sblk, PINGPONG_1, LM_0, 0),

	LM_BLK("lm_2", LM_2, 0x46000, MIXER_SDM845_MASK,

		&sdm845_lm_sblk, PINGPONG_2, LM_5, 0),

	LM_BLK("lm_3", LM_3, 0x0, MIXER_SDM845_MASK,

		&sdm845_lm_sblk, PINGPONG_MAX, 0, 0),

	LM_BLK("lm_4", LM_4, 0x0, MIXER_SDM845_MASK,

		&sdm845_lm_sblk, PINGPONG_MAX, 0, 0),

	LM_BLK("lm_5", LM_5, 0x49000, MIXER_SDM845_MASK,

		&sdm845_lm_sblk, PINGPONG_3, LM_2, 0),

};



/* SC7180 */



static const struct dpu_lm_sub_blks sc7180_lm_sblk = {
@@ -730,21 +613,6 @@ static const struct dpu_pingpong_sub_blks sc7280_pp_sblk = { 
	.intr_rdptr = _rdptr, \

	}



static const struct dpu_pingpong_cfg sdm845_pp[] = {

	PP_BLK_TE("pingpong_0", PINGPONG_0, 0x70000, 0, sdm845_pp_sblk_te,

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 8),

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 12)),

	PP_BLK_TE("pingpong_1", PINGPONG_1, 0x70800, 0, sdm845_pp_sblk_te,

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 9),

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 13)),

	PP_BLK("pingpong_2", PINGPONG_2, 0x71000, 0, sdm845_pp_sblk,

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 10),

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 14)),

	PP_BLK("pingpong_3", PINGPONG_3, 0x71800, 0, sdm845_pp_sblk,

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 11),

			DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR, 15)),

};



/*************************************************************

 * MERGE_3D sub blocks config

 *************************************************************/
@@ -766,13 +634,6 @@ static const struct dpu_pingpong_cfg sdm845_pp[] = { 
	.features = _features, \

	}



static const struct dpu_dsc_cfg sdm845_dsc[] = {

	DSC_BLK("dsc_0", DSC_0, 0x80000, 0),

	DSC_BLK("dsc_1", DSC_1, 0x80400, 0),

	DSC_BLK("dsc_2", DSC_2, 0x80800, 0),

	DSC_BLK("dsc_3", DSC_3, 0x80c00, 0),

};



/*************************************************************

 * INTF sub blocks config

 *************************************************************/
@@ -788,13 +649,6 @@ static const struct dpu_dsc_cfg sdm845_dsc[] = { 
	.intr_vsync = DPU_IRQ_IDX(_reg, _vsync_bit), \

	}



static const struct dpu_intf_cfg sdm845_intf[] = {

	INTF_BLK("intf_0", INTF_0, 0x6A000, 0x280, INTF_DP, 0, 24, INTF_SDM845_MASK, MDP_SSPP_TOP0_INTR, 24, 25),

	INTF_BLK("intf_1", INTF_1, 0x6A800, 0x280, INTF_DSI, 0, 24, INTF_SDM845_MASK, MDP_SSPP_TOP0_INTR, 26, 27),

	INTF_BLK("intf_2", INTF_2, 0x6B000, 0x280, INTF_DSI, 1, 24, INTF_SDM845_MASK, MDP_SSPP_TOP0_INTR, 28, 29),

	INTF_BLK("intf_3", INTF_3, 0x6B800, 0x280, INTF_DP, 1, 24, INTF_SDM845_MASK, MDP_SSPP_TOP0_INTR, 30, 31),

};



/*************************************************************

 * Writeback blocks config

 *************************************************************/
@@ -1017,70 +871,11 @@ static const struct dpu_qos_lut_entry sc7180_qos_nrt[] = { 
	{.fl = 0, .lut = 0x0},

};



static const struct dpu_perf_cfg sdm845_perf_data = {

	.max_bw_low = 6800000,

	.max_bw_high = 6800000,

	.min_core_ib = 2400000,

	.min_llcc_ib = 800000,

	.min_dram_ib = 800000,

	.undersized_prefill_lines = 2,

	.xtra_prefill_lines = 2,

	.dest_scale_prefill_lines = 3,

	.macrotile_prefill_lines = 4,

	.yuv_nv12_prefill_lines = 8,

	.linear_prefill_lines = 1,

	.downscaling_prefill_lines = 1,

	.amortizable_threshold = 25,

	.min_prefill_lines = 24,

	.danger_lut_tbl = {0xf, 0xffff, 0x0},

	.safe_lut_tbl = {0xfff0, 0xf000, 0xffff},

	.qos_lut_tbl = {

		{.nentry = ARRAY_SIZE(sdm845_qos_linear),

		.entries = sdm845_qos_linear

		},

		{.nentry = ARRAY_SIZE(sdm845_qos_macrotile),

		.entries = sdm845_qos_macrotile

		},

		{.nentry = ARRAY_SIZE(sdm845_qos_nrt),

		.entries = sdm845_qos_nrt

		},

	},

	.cdp_cfg = {

		{.rd_enable = 1, .wr_enable = 1},

		{.rd_enable = 1, .wr_enable = 0}

	},

	.clk_inefficiency_factor = 105,

	.bw_inefficiency_factor = 120,

};



/*************************************************************

 * Hardware catalog

 *************************************************************/



static const struct dpu_mdss_cfg sdm845_dpu_cfg = {

	.caps = &sdm845_dpu_caps,

	.ubwc = &sdm845_ubwc_cfg,

	.mdp_count = ARRAY_SIZE(sdm845_mdp),

	.mdp = sdm845_mdp,

	.ctl_count = ARRAY_SIZE(sdm845_ctl),

	.ctl = sdm845_ctl,

	.sspp_count = ARRAY_SIZE(sdm845_sspp),

	.sspp = sdm845_sspp,

	.mixer_count = ARRAY_SIZE(sdm845_lm),

	.mixer = sdm845_lm,

	.pingpong_count = ARRAY_SIZE(sdm845_pp),

	.pingpong = sdm845_pp,

	.dsc_count = ARRAY_SIZE(sdm845_dsc),

	.dsc = sdm845_dsc,

	.intf_count = ARRAY_SIZE(sdm845_intf),

	.intf = sdm845_intf,

	.vbif_count = ARRAY_SIZE(sdm845_vbif),

	.vbif = sdm845_vbif,

	.reg_dma_count = 1,

	.dma_cfg = &sdm845_regdma,

	.perf = &sdm845_perf_data,

	.mdss_irqs = IRQ_SDM845_MASK,

};

#include "catalog/dpu_4_0_sdm845.h"



#include "catalog/dpu_3_0_msm8998.h"