Commit e0106bd7 authored by Tomi Valkeinen's avatar Tomi Valkeinen Committed by Laurent Pinchart
Browse files

media: renesas: vsp1: Add V4H SoC version

parent 110d2bd7
Loading
Loading
Loading
Loading
+1 −0
Original line number Diff line number Diff line
@@ -782,6 +782,7 @@
#define VI6_IP_VERSION_SOC_M3N		(0x04 << 0)
#define VI6_IP_VERSION_SOC_E3		(0x04 << 0)
#define VI6_IP_VERSION_SOC_V3U		(0x05 << 0)
#define VI6_IP_VERSION_SOC_V4H		(0x06 << 0)
/* RZ/G2L SoCs have no version register, So use 0x80 for SoC Identification */
#define VI6_IP_VERSION_SOC_RZG2L	(0x80 << 0)