Skip to content
Commit 03fa6e4b authored by Biju Das's avatar Biju Das Committed by Geert Uytterhoeven
Browse files

clk: renesas: r9a07g044: Add USB clocks/resets



Add clock/reset entries for USB PHY control, USB2.0 host and device.

Signed-off-by: default avatarBiju Das <biju.das.jz@bp.renesas.com>
Link: https://lore.kernel.org/r/20210630073013.22415-5-biju.das.jz@bp.renesas.com


[geert: s/usb0_device/usb0_func]
Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent eb829e54
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment