drm/radeon: enable gfx cgcg on CIK dGPUs
Enable coarse grained clockgating on CIK dGPUs.  This
works properly now that smc is initialized earlier than
the rlc and cp.
Signed-off-by: 
Alex Deucher <alexander.deucher@amd.com>
Loading
Please sign in to comment