Commit b2302467 authored by Pierre Gondois's avatar Pierre Gondois Committed by Florian Fainelli
Browse files

arm: dts: Update cache properties for broadcom



The DeviceTree Specification v0.3 specifies that the cache node
'compatible' and 'cache-level' properties are 'required'. Cf.
s3.8 Multi-level and Shared Cache Nodes
The 'cache-unified' property should be present if one of the
properties for unified cache is present ('cache-size', ...).

Update the Device Trees accordingly.

Signed-off-by: default avatarPierre Gondois <pierre.gondois@arm.com>
Link: https://lore.kernel.org/r/20221122163208.3810985-2-pierre.gondois@arm.com


Signed-off-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
parent af84101e
Loading
Loading
Loading
Loading
+1 −0
Original line number Diff line number Diff line
@@ -536,6 +536,7 @@ cpu3: cpu@3 {
		 */
		l2: l2-cache0 {
			compatible = "cache";
			cache-unified;
			cache-size = <0x100000>;
			cache-line-size = <64>;
			cache-sets = <1024>; // 1MiB(size)/64(line-size)=16384ways/16-way set
+1 −0
Original line number Diff line number Diff line
@@ -112,6 +112,7 @@ v7_cpu3: cpu@3 {
		 */
		l2: l2-cache0 {
			compatible = "cache";
			cache-unified;
			cache-size = <0x80000>;
			cache-line-size = <64>;
			cache-sets = <1024>; // 512KiB(size)/64(line-size)=8192ways/8-way set
+1 −0
Original line number Diff line number Diff line
@@ -114,6 +114,7 @@ cpu3: cpu@3 {
		 */
		l2: l2-cache0 {
			compatible = "cache";
			cache-unified;
			cache-size = <0x80000>;
			cache-line-size = <64>;
			cache-sets = <512>; // 512KiB(size)/64(line-size)=8192ways/16-way set
+1 −0
Original line number Diff line number Diff line
@@ -51,6 +51,7 @@ CA7_3: cpu@3 {

		L2_0: l2-cache0 {
			compatible = "cache";
			cache-level = <2>;
		};
	};

+1 −0
Original line number Diff line number Diff line
@@ -35,6 +35,7 @@ B15_1: cpu@1 {

		L2_0: l2-cache0 {
			compatible = "cache";
			cache-level = <2>;
		};
	};

Loading