Skip to content
Commit f8f84ac5 authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/radeon: implement clock and power gating for SI 



Only Cape Verde supports power gating.

Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent bd8cd539
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment