Skip to content
Commit 3b500ff3 authored by Dinh Nguyen's avatar Dinh Nguyen
Browse files

arm: dts: socfpga: Add clk-phase-sd-hs property to the sdmmc node



The sdmmc controller's CIU(Card Interface Unit) clock's phase can be
adjusted through the register in the system manager. Add the binding
"altr,sysmgr-syscon" to the SDMMC node for the driver to access the
system manager. Add the "clk-phase-sd-hs" property in the SDMMC node to
designate the smpsel and drvsel properties for the CIU clock.

Signed-off-by: default avatarDinh Nguyen <dinguyen@kernel.org>
parent 63fb606a
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment